TMCnet News
Cadence announces availability of Cadence Interconnect WorkbenchNov 08, 2013 (MarketLine via COMTEX) -- Cadence Design Systems, Inc., an electronic design automation software and engineering services company, has announced the availability of Cadence Interconnect Workbench for performance analysis and verification of ARM-based system-on-chips, or SoCs. A software solution providing cycle-accurate performance analysis of interconnects throughout the system-on-chip (SoC) design process, Interconnect Workbench quickly identifies design issues under critical traffic conditions and enables users to improve device performance and reduce time to market. Interconnect Workbench works in conjunction with Cadence Interconnect Validator for a complete functional verification and performance validation solution. By automatically generating a performance testbench that incorporates Interconnect Validator and a complete suite of AMBA Verification IP, Interconnect Workbench reduces the time and effort commonly needed to create a test environment that previously required several weeks. To boost design performance, Interconnect Workbench allows users to compare potential architectures side by side on one screen. "Ensuring that on-chip interconnects perform optimally is a baseline requirement for today's complex SoCs, system designers need the cycle-accurate analysis that Interconnect Workbench provides to make trade-offs and enhance their designs," said Andy Nightingale, director, System IP Products, Processor Division at ARM. "Interconnect Workbench is specifically targeted at addressing the complexity of today's SoCs," said Ziv Binyamini, corporate vice president of System and Verification Solutions, System and Verification Group at Cadence. "In addition to optimizing performance of their ARM-based mobile, consumer, networking and storage SoCs, users can also get their designs to market much faster." http://www.datamonitor.com Republication or redistribution, including by framing or similar means, is expressly prohibited without prior written consent. Datamonitor shall not be liable for errors or delays in the content, or for any actions taken in reliance thereon |