SUBSCRIBE TO TMCnet
TMCnet - World's Largest Communications and Technology Community

TMC NEWS

TMCNET eNEWSLETTER SIGNUP

Altera introduces HSR and PRP reference design for smart grid equipment
[March 13, 2013]

Altera introduces HSR and PRP reference design for smart grid equipment

Mar 13, 2013 (Datamonitor via COMTEX) -- Altera Corporation, a manufacturer of programmable logic devices, has announced the introduction of a High-availability Seamless Redundancy, or HSR, and Parallel Redundancy Protocol, or PRP, reference design targeting smart grid substation automation equipment.

Developed jointly with Flexibilis Oy, a provider of networking equipment and technologies for wireless and wired applications, the IEC 62439-3-compliant reference design includes Flexibilis Redundant Switch (FRS) intellectual property (IP) implemented on an Altera low-power Cyclone-class FPGA or Cyclone V SoC. The reference design simplifies development and implementation of communications systems in smart grid substations, Altera said.

"A key trend today in developing a smarter power grid is bidirectional communication and real-time control of the equipment in the grid's transmission and distribution substations," said Jason Chiang, senior strategic marketing manager in Altera's Industrial Business Unit. "Our FPGA-based HSR/PRP reference design enables equipment manufactures to build flexibility, performance, reliability and product longevity into their systems while lowering system costs and future proofing designs." The Flexibilis HSR/PRP IP included in the reference design is a triple-speed 10/100/1000 Mbps Ethernet Layer 2 switch that is scalable from 3 to 8 ports and is compliant with the IEC 62439-3 standard. The IP is optimized for use on an Altera low-power, low-cost Cyclone IV FPGA, Cyclone V FPGA or Cyclone V SoC, which feature an integrated dual-core ARM Cortex-A9 processor subsystem.


Cyclone V SoCs enable customers to reduce component costs by implementing their HSR/PRP switch along with the associated software stacks running on the ARM processor subsystem in the FPGA. For timing synchronization, the HSR/PRP solution supports IEEE 1588 Precision Time Protocol (PTP) Version 2, the company concluded.

http://www.datamonitor.com Republication or redistribution, including by framing or similar means, is expressly prohibited without prior written consent. Datamonitor shall not be liable for errors or delays in the content, or for any actions taken in reliance thereon

[ Back To TMCnet.com's Homepage ]





LATEST VIDEOS

DOWNLOAD CENTER

UPCOMING WEBINARS

MOST POPULAR STORIES





Technology Marketing Corporation

800 Connecticut Ave, 1st Floor East, Norwalk, CT 06854 USA
Ph: 800-243-6002, 203-852-6800
Fx: 203-866-3326

General comments: tmc@tmcnet.com.
Comments about this site: webmaster@tmcnet.com.

STAY CURRENT YOUR WAY

© 2014 Technology Marketing Corporation. All rights reserved.