TMCnet News
Cadence Launches the Pegasus Verification System, a Massively Parallel Physical Signoff SolutionHighlights: - Delivers up to 10X improved performance across hundreds of CPUs for full-chip DRC signoff using foundry-certified rule decks to achieve 100 percent accurate results - Demonstrated near-linear scalability on up to 960 CPUs, reducing DRC signoff turnaround time from days to hours - Provides a flexible and elastic cloud-ready platform enabling customers to achieve aggressive time-to-market deadlines SAN JOSE, Calif., April 11, 2017 /PRNewswire/ -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the Pegasus™ Verification System, a massively parallel, cloud-ready physical verification signoff solution that enables engineers to deliver advanced-node ICs to market faster. The new solution is part of the full-flow Cadence® digital design and signoff suite and provides up to 10X faster design rule check (DRC) performance on hundreds of CPUs while also reducing turnaround time from days to hours versus the previous-generation Cadence solution. For more information on the Pegasus Verification System, visit www.cadence.com/go/pegasus. Early adopters are already using the Pegasus Verification System for large-scale designs, across storage, high-performance computing, cloud, server and mobile applications. The solution offers customers the following benefits:
Additionally, Scott Barrick, senior manager of advanced engineering services at Microsemi Corporation (NASDAQ: MSCC) said, "As technology nodes advance, Microsemi is leveraging the Cadence Pegasus Verification System to shorten our time to tapeout. Its near-linear scalability can enable us to scale full-chip DRC runs to hundreds of CPUs for short periods and achieve up to 10 times the speedup when compared with the previous-generation Cadence solution. The next-generation solution offers native cloud support and gigascale processing, giving us the flexibility to add hundreds of CPUs for peak usage during tapeout while achieving our desired runtime." "Engineers have experienced increasing DRC complexity at advanced nodes, and current DRC solutions can't support the turnaround requirements needed to ensure that design schedules are met," said Dr. Anirudh Devgan, executive vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. "The Pegasus Verification System's innovative architecture and native cloud-ready processing provides an elastic and flexible computing environment, which can enable our customers to complete full-chip signoff DRC on advanced-node designs in a matter of hours, speeding time to market." The new Pegasus Verification System continues to extend the organic innovation within the Cadence digital design and signoff suite. The suite includes a comprehensive full flow from synthesis through implementation and signoff, offering the fastest path to achieve power, performance and area (PPA) targets across a wide variety of applications and vertical segments. The addition of the Pegasus Verification System to the full-flow suite also supports the company's broader System Design Enablement (SDE) strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. About Cadence © 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners. For more information, please contact:
To view the original version on PR Newswire, visit:http://www.prnewswire.com/news-releases/cadence-launches-the-pegasus-verification-system-a-massively-parallel-physical-signoff-solution-300437704.html SOURCE Cadence Design Systems, Inc. |